

## PATENT ABSTRACTS OF JAPAN

(11)Publication number : 08-195387

(43)Date of publication of application : 30.07.1996

(51)Int.Cl.

H01L 21/31  
C23C 16/50

(21)Application number : 07-003668

(71)Applicant : FUJI ELECTRIC CO LTD

(22)Date of filing : 13.01.1995


(72)Inventor : TAKEDA HISAO

## (54) MANUFACTURE OF SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE

## (57)Abstract:

PURPOSE: To form a final passivation film of uniform quality on a semiconductor substrate by a method wherein a plasma CVD process is carried out bringing one of parallel electrodes into contact with the surface of an electrode layer formed on the peripheral surface of the semiconductor substrate where a film is formed.

CONSTITUTION: In dummy chips 5, an oxide film 6 formed on the surface of a wafer 1 is removed in lines for the formation of dicing lines 31 and 32 on the wafer 1, and an Al-Si electrode 7 is brought into contact with a part of the exposed region of the wafer 1 where the dicing line is provided. A plasma CVD method is carried out through such a manner that the wafer 1 is placed on an upper electrode, with its surface where the Al-Si electrode 7 is exposed down. The Al-Si electrode 7 whose side face 71 comes into contact with the wafer 1 is brought into contact with the upper electrode, whereby the impedance between the wafer 1 and a lower electrode is lessened and becomes constant. As a result, a passivation film 8 formed on the top becomes large in thickness, and the processed wafers are reduced in thickness variation to  $\pm 3\%$ .



BEST AVAILABLE COPY

## LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

## \* NOTICES \*

JPO and NCIP are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

 CLAIMS
 

---

[Claim(s)]

[Claim 1] The manufacture approach of the semiconductor integrated circuit equipment characterized by to form the electrode layer which has the part which contacts a substrate at the periphery of the membrane-formation side of a semiconductor substrate in the manufacture approach of semiconductor integrated circuit equipment equipped with the process which forms the wrap last passivation film in one electrode of a parallel pole for the whole-surface top of a substrate by the plasma-CVD method in support of a semi-conductor substrate by the periphery, to contact the front face of this electrode layer to one electrode of a parallel pole, and to perform a plasma-CVD method.

[Claim 2] The manufacture approach of the semiconductor integrated circuit equipment according to claim 1 formed in the part of the dummy chip which does not have a dimension as a design when a semi-conductor substrate is divided into two or more integrated circuit device chips for the electrode layer in contact with one electrode of a parallel pole.

[Claim 3] The manufacture approach of the semiconductor integrated circuit equipment according to claim 1 which forms the electrode layer in contact with one electrode of a parallel pole in a less than 2mm field from the periphery of a semiconductor substrate.

[Claim 4] The manufacture approach of the semiconductor integrated circuit equipment according to claim 1 to 3 which carries out patterning of the electrode layer in contact with one electrode of a parallel pole to wiring and coincidence, and forms it in them from the metal layer formed on the whole semi-conductor substrate surface in order to use for wiring of the maximum upper layer.

---

[Translation done.]

## \* NOTICES \*

JPO and NCIPJ are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

## DETAILED DESCRIPTION

## [Detailed Description of the Invention]

[0001]

[Industrial Application] This invention is semiconductor integrated circuit equipment equipped with the process which forms the last passivation film which consists of  $\text{Si}_3\text{N}_4$ ,  $\text{SiO}_2$ , a PSG, etc. using the plasma-CVD equipment of an parallel monotonous mold. (it omits Following IC) It is related with the manufacture approach.

[0002]

[Description of the Prior Art] As the environmental influence to IC is not received, in order to aim at stability of a property, the passivation technique which puts the insulator layer for protection on a circuit pattern is performed. It is necessary to perform membrane formation of such last passivation film at the low temperature 577 degrees C or less which is aluminum-Si eutectic temperature in order to avoid the effect to aluminum metal which is a wiring metal. Since membrane formation of  $\text{SiN}_4$  by the plasma-CVD method,  $\text{SiO}_2$ , and PSG is performed at low temperature, it is a desirable approach.

[0003] Drawing 2 shows the polar zone of the parallel monotonous mold plasma-CVD equipment used for membrane formation of a up to [ Si wafer ] by the production process of IC. For example, the plate-like lower electrode 21 and the annular up electrode 22 with which the high-frequency voltage of 400V and 50kHz is impressed have countered up and down. The up electrode 22 is supported by the annular base material 23, and the silicon wafer 1 is laid on central opening. An electrical potential difference can be impressed between the bottom electrode 21 and 22 a top in this condition, and the passivation film can be formed on the front face of the wafer 1 maintained at predetermined temperature according to the heat source which is not illustrated by generating the plasma and making material gas react between a wafer 1 and the lower electrode 21.

[0004]

[Problem(s) to be Solved by the Invention] When the passivation film is formed by the plasma-CVD method shown in drawing 2, thickness does not become homogeneity, for example, it is  $\text{Si}_3\text{N}_4$ . There was a problem which many wafers with no less than 40% thinner than thickness expected in membranous thickness generate. This invention solves this problem and is to offer the manufacture approach of IC which can form the uniform last passivation film on a semi-conductor substrate.

[0005]

[Means for Solving the Problem] In order to attain the above-mentioned purpose, this invention shall form the electrode layer which has the part which contacts a substrate at the periphery of a semi-conductor substrate, contacts the front face of this electrode layer to one electrode of a parallel pole, and shall perform plasma CVD in the manufacture approach of IC equipped with the process which forms the wrap last passivation film in one electrode of a parallel pole for the whole-surface top of a substrate by the plasma-CVD method in support of a semi-conductor substrate by the periphery. When a semi-conductor substrate is divided into two or more integrated circuit device chips for the electrode layer in contact with one electrode of a parallel pole, it is desirable to form in the part of the dummy chip which does not have a dimension as a design, or to form in a less than 2mm field from the periphery of a semi-conductor substrate. And it is good to carry out patterning of the electrode layer to wiring and coincidence, and to form it in them from the metal layer formed on the whole semi-conductor substrate surface in order to use for wiring of the maximum upper layer.

[0006]

[Function] It turned out that expected thickness is not obtained by the passivation film which forms membranes by the plasma-CVD method for the RF impedance between a counterelectrode and a semi-conductor substrate becoming large, and discharge power declining for the resistance in the contact section of a semi-conductor substrate periphery and an electrode. If the electrode layer which has a part in contact with a substrate is formed in a substrate periphery, this electrode layer is contacted to an electrode by low contact resistance and plasma CVD is performed in support of a substrate, since the high frequency impedance between a counterelectrode and a semi-conductor substrate will fall and it will become fixed, the last passivation film of expected thickness is obtained by homogeneity, and dispersion becomes small. This electrode layer can be formed in wiring and coincidence of the maximum upper layer of IC, and if it forms in the part of the dummy chip produced around a substrate, the number of IC chips obtained from one substrate will not decrease. Moreover, if the complicated mask for the electrode stratification is not needed but it forms that electrode layer in a less than 2mm field from a periphery in forming this electrode layer in a substrate periphery by fixed width of face, an electrode can be made to contact certainly, and there will also be little loss of the area of the significant part of a substrate, and it will end.

[0007]

[Example] Drawing 1 (a) It is a top view explaining the formation pattern of the silicon wafer in one example of this invention, and is drawing 1. (b) (a) It is an expansion fragmentary sectional view in an A-A line. Drawing 1 (a) Setting, the silicon wafer 1 has a circular profile except for the part of an orientation flat 2. In order to obtain the chip of the dimension which is 20mmx20mm after the wafer process process performed about the wafer 1 whole is completed for example, it is cut in the shape of [ of a die ] an eye with the dicing lines 31 and 32 which intersect perpendicularly. Thus, the pattern with perfect IC is formed in the chip 4 of the range with which the slash is not drawn among the obtained chips in drawing. However, the chip whose periphery of a wafer 1 passes through the interior which drew and showed the slash by a diagram lacks some patterns of IC, and it becomes the dummy chip 5 at it. drawing 1 (b) from -- in this dummy chip 5, the aluminum-Si electrode 7 touches a part of exposure wafer side of the field of the dicing lines 31 and 32 which removed the oxide film 6 on the front face of a wafer 1 to the line, and were formed so that it may understand. The width of face of the contact surface 71 is 1 micrometers or more. As the field which this aluminum-Si electrode 7 has exposed is turned downward and it is shown in drawing 2, a plasma-CVD method is installed on the up electrode 22, and is performed. When the aluminum-Si electrode 7 which touches the wafer 1 in respect of 71 contacts the up electrode 22, the impedance between a wafer 1 and the lower

electrode 22 falls, and it becomes a fixed value. (Consequently, the passivation film 8 4 formed by the upper part as shown in drawing, for example, Si<sub>3</sub>N<sub>4</sub> Membraneous thickness becomes thick and fits in less than \*\*3% of dispersion of expected thickness between processing wafers.) In addition, since the aluminum-Si electrode 7 is not formed in the dicing line field 31 between the dummy chips 5, or the center section of 32, dicing is easily made like between the IC chips 4.

[0008] In order to form the pattern of such the dummy chip section Without using the mask with which the pattern for IC chip is uniformly formed in the range larger than the dimension of a wafer as carried out conventionally at each photograph process process The pattern for IC is exposed only into the part of the IC chip 4, and the pattern of an oxide film 6 and the pattern of the aluminum-Si electrode 7 protruded into opening of the oxide film 6 1 micrometers or more are exposed using two kinds of another photo masks in the dummy chip section 5. Patterning of the aluminum-Si electrode 7 is performed to patterning and coincidence of aluminum wiring of the maximum upper layer of the IC chip 4. [ of a part ] It is made for a resist not to remain in the dummy chip section at the time unrelated to patterning of an oxide film 6 and the aluminum-Si electrode 7 of a photograph process process. The above exposure can be performed even if it uses any of the stepping projection aligner which carries out projection exposure repeatedly, shifting a mask pattern using the adhesion which a mask is made to stick or approach a wafer and exposes it at once or a contiguity aligner, the mirror projection aligner which carries out the sweep of the line top using optical system, or a stepper.

[0009] It is in the condition that distribute to a wafer periphery and the wafer exposure exists as another example, and a negative form is used for the photoresist in the photograph process process at the time of aluminum wiring formation of the maximum upper layer, and there is a method of exposing apart from the mask exposure for IC pattern by the width of face more fixed than a wafer periphery to a less than 2mm field, and leaving aluminum electrode to the part. In this case, it is not avoided that a dummy chip arises to the field inside this aluminum electrode.

[0010]

[Effect of the Invention] According to this invention, by preparing the electrode which supports a substrate using the dummy chip part of the periphery of a semi-conductor substrate etc. at the time of a plasma-CVD method, and the electrode layer which contacts, the high frequency impedance could be reduced, the last passivation film of expected thickness was obtained with little dispersion, and reliable IC was able to be manufactured.

---

[Translation done.]

\* NOTICES \*

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

DESCRIPTION OF DRAWINGS

---

[Brief Description of the Drawings]

[Drawing 1] Drawing explaining the formation pattern of the silicon wafer in one example of this invention, (a) Wafer top view,

(b) (a) Partial expanded sectional view in an A-A line

[Drawing 2] The sectional view of the polar zone of parallel monotonous mold plasma-CVD equipment

[Description of Notations]

1 Silicon Wafer

31 32 Dicing line

4 IC Chip

5 Dummy Chip

6 Oxide Film

7 Aluminum-Si Electrode

8 Passivation Film

21 Lower Electrode

22 Up Electrode

---

[Translation done.]


## \* NOTICES \*

JPO and NCIP are not responsible for any damages caused by the use of this translation.


1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

## DRAWINGS

[Drawing 2]



[Drawing 1]



[Translation done.]

(19) 日本国特許庁 (J P)

(12) 公開特許公報 (A)

(11) 特許出願公開番号

特開平8-195387

(43) 公開日 平成8年(1996)7月30日

(51) Int. Cl.<sup>6</sup>

H 0 1 L 21/31

C 2 3 C 16/50

識別記号

庁内整理番号

F I

技術表示箇所

C

審査請求 未請求 請求項の数4 OL (全4頁)

(21) 出願番号 特願平7-3668

(22) 出願日 平成7年(1995)1月13日

(71) 出願人 000005234

富士電機株式会社

神奈川県川崎市川崎区田辺新田1番1号

(72) 発明者 武田 久雄

神奈川県川崎市川崎区田辺新田1番1号

富士電機株式会社内


(74) 代理人 弁理士 山口 巖

(54) 【発明の名称】 半導体集積回路装置の製造方法

(57) 【要約】

【目的】 ICチップの表面を覆うSi<sub>3</sub>N<sub>4</sub>などの最終パッシベーション膜をプラズマCVD法で均一な所期の厚みに形成する。

【構成】 平行平板電極の環状上部電極に支持する半導体基板の電極と接触する周辺部に、ICのAl配線形成と同時に電極層を形成する。これにより、基板と上部電極との間の接触抵抗が小さくなり、下部電極と基板との間の高周波インピーダンスが低下し、放電電力が増大するため、所期の厚さのパッシベーション膜が少ないばらつきで成膜される。



**THIS PAGE BLANK (USPTO)**



## 【特許請求の範囲】

【請求項1】半導体基板を平行電極の一方の電極に周辺部で支持してプラズマCVD法により基板の一面上を覆う最終パッシベーション膜を形成する工程を備えた半導体集積回路装置の製造方法において、半導体基板の成膜面の周辺部に基板と接触する部分を有する電極層を形成し、この電極層の表面を平行電極の一方の電極に接触させてプラズマCVD法を行うことを特徴とする半導体集積回路装置の製造方法。

【請求項2】平行電極の一方の電極に接触する電極層を、半導体基板を複数の集積回路装置チップに分割した際に設計通りの寸法を有しないダミーチップの部分に形成する請求項1記載の半導体集積回路装置の製造方法。

【請求項3】平行電極の一方の電極に接触する電極層を半導体基板の外周より2mm以内の領域に形成する請求項1記載の半導体集積回路装置の製造方法。

【請求項4】平行電極の一方の電極に接触する電極層を、最上層の配線に用いるために半導体基板全面上に形成した金属層より配線と同時にパターンニングして形成する請求項1ないし3のいずれかに記載の半導体集積回路装置の製造方法。

## 【発明の詳細な説明】

## 【0001】

【産業上の利用分野】本発明は、Si、N、SiO<sub>2</sub>、PSGなどよりなる最終パッシベーション膜を平行平板型のプラズマCVD装置を用いて成膜する工程を備える半導体集積回路装置（以下ICと略す）の製造方法に関する。

## 【0002】

【従来の技術】ICに対する外界の影響を受けないようにして特性の安定を図るために配線パターン上に保護のための絶縁膜を被着するパッシベーション技術が行われる。そのような最終パッシベーション膜の成膜は、配線金属であるAl金属に対する影響を避けるため、Al-Si共晶温度である577℃以下の低温で行う必要がある。プラズマCVD法によるSiN<sub>x</sub>、SiO<sub>2</sub>、PSGの成膜は低温で行われるため、好ましい方法である。

【0003】図2は、ICの製造工程でSiウエーハ上への成膜に用いられる平行平板型プラズマCVD装置の電極部を示す。例えば400V、50kHzの高周波電圧が印加される平板状下部電極21と環状上部電極22が上下に対向している。上部電極22は環状の支持体23に支持され、中央の開口部上にシリコンウエーハ1が載置される。この状態で、上、下電極21、22間に電圧を印加し、ウエーハ1と下部電極21の間にプラズマを発生させて原料ガスを反応させることにより、図示しない熱源により所定の温度に保ったウエーハ1の表面上にパッシベーション膜を成膜することができる。

## 【0004】

【発明が解決しようとする課題】図2に示したプラズマ

CVD法によりパッシベーション膜を成膜した場合、膜厚が均一にならず、例えばSi、N、膜の厚さが所期の厚さより40%も薄いウエーハが多数発生する問題があった。本発明は、この問題を解決し、半導体基板上に均一な最終パッシベーション膜を形成することのできるICの製造方法を提供することにある。

## 【0005】

【課題を解決するための手段】上記の目的を達成するために本発明は、半導体基板を平行電極の一方の電極に周辺部で支持してプラズマCVD法により基板の一面上を覆う最終パッシベーション膜を形成する工程を備えたICの製造方法において、半導体基板の周辺部に基板と接触する部分を有する電極層を形成し、この電極層の表面を平行電極の一方の電極に接触させてプラズマCVDを行うものとする。平行電極の一方の電極に接触する電極層を、半導体基板を複数の集積回路装置チップに分割した際に設計通りの寸法を有しないダミーチップの部分に形成するか、半導体基板の外周より2mm以内の領域に形成することが望ましい。そしてその電極層を、最上層の配線に用いるために半導体基板全面上に形成した金属層より配線と同時にパターンニングして形成することが良い。

## 【0006】

【作用】プラズマCVD法により成膜するパッシベーション膜に所期の厚さが得られないのは、半導体基板周辺部と電極との接触部における抵抗のために、対向電極と半導体基板との間の高周波インピーダンスが大きくなり、放電電力が低下するためであることがわかった。基板周辺部に基板と接触する部分を有する電極層を形成して、電極にこの電極層に低接触抵抗で接触させて基板を支持してプラズマCVDを行えば、対向電極と半導体基板との間の高周波インピーダンスが低下し、一定になるため、所期の厚さの最終パッシベーション膜が均一に得られ、ばらつきが小さくなる。この電極層は、ICの最上層の配線と同時に形成でき、基板周辺に生ずるダミーチップの部分に形成すれば、1枚の基板から得られるICチップの数は減少しない。また、基板外周にこの電極層を一定の幅で形成する場合には、電極層形成のための複雑なマスクを必要とせず、その電極層を外周から2mm以内の領域に形成すれば、電極と確実に接触させることができ、基板の有効部分の面積の損失も少なくてすむ。

## 【0007】

【実施例】図1(a)は本発明の一実施例におけるシリコンウエーハの形成パターンを説明する平面図であり、図1(b)は(a)のA-A線での拡大部分断面図である。図1(a)においてシリコンウエーハ1はオリエンテーションフラット2の部分を除いて円形の輪郭を持っている。ウエーハ1全体について行われるウエーハプロセス工程が完了したのち、例えば20mm×20mmの

**THIS PAGE BLANK (USPTO)**

寸法のチップを得るため、直交するダイシングライン31、32で賽の目状に切断される。このようにして得られたチップのうち、図で斜線が引かれていない範囲のチップ4には、ICの完全なパターンが形成されている。しかし、図で斜線を引いて示した内部をウエーハ1の外周が通過するチップには、ICのパターンの一部が欠如しており、ダミーチップ5となる。図1(b)からわかるように、このダミーチップ5においては、ウエーハ1の表面上の酸化膜6を線状に除去して形成されたダイシングライン31、32の領域の露出ウエーハ面の一部にA1-Si電極7が接触している。接触面71の幅は1μm以上である。プラズマCVD法は、このA1-Si電極7が露出している面を下に向けて図2に示すように上部電極22上に設置して行う。面71でウエーハ1に接触しているA1-Si電極7が上部電極22に接触することにより、ウエーハ1と下部電極22との間のインピーダンスが低下し、一定の値になる。その結果、図に示すように上部に成膜されるパッシベーション膜8、例えばSi<sub>3</sub>N<sub>4</sub>膜の厚さは厚くなり、処理ウエーハ間で所期の厚さの±3%以内のばらつきにおさまる。なお、ダミーチップ5の間のダイシングライン領域31あるいは32の中央部にはA1-Si電極7が形成されていないので、ダイシングはICチップ4の間と同様に容易にできる。

【0008】このようなダミーチップ部のパターンを形成するには、従来行われているようにICチップ用のパターンがウエーハの寸法より広い範囲で一様に形成されているマスクを用いなくて、各フォトリソ工程では、ICチップ4の部分にのみIC用のパターンを露光し、ダミーチップ部5には別の2種類のフォトリソ工程を用いて酸化膜6のパターン、その酸化膜6の開口部へ1μm以上はみ出すA1-Si電極7のパターンの露光をする。A1-Si電極7のパターニングは、ICチップ4の部分の最上層のA1配線のパターニングと同時に行う。酸化膜6、A1-Si電極7のパターニングに無関係のフォトリソ工程の時には、ダミーチップ部にレジストが残留しないようにする。以上のような露光は、\*

\*マスクをウエーハに密着または近接させて一度に露光する密着あるいは近接露光装置、光学系を用いて一線上を掃引するミラー投影露光装置もしくはステッパを用いてマスクパターンをずらしながら繰り返して投影露光するステップ式投影露光装置のいずれを用いても行うことができる。

【0009】別の実施例としては、ウエーハ周辺部に分散してウエーハ露出面が存在している状態で、最上層のA1配線形成時のフォトリソ工程におけるフォトリソにネガ形を用い、ICパターンのためのマスク露光と別にウエーハ外周より2mm以内の領域に一定の幅で露光してその部分にA1電極を残す方法がある。この場合はこのA1電極の内側の領域にダミーチップが生ずることは避けられない。

【0010】

【発明の効果】本発明によれば、半導体基板の周辺部のダミーチップ部分などを利用してプラズマCVD法時に基板を支持する電極と接触する電極層を設けることにより高周波インピーダンスを低下させることができ、所期の膜厚の最終パッシベーション膜が少ないばらつきで得られ、信頼性の高いICを製造することができた。

【図面の簡単な説明】


【図1】本発明の一実施例におけるシリコンウエーハの形成パターンを説明する図、(a)はウエーハ平面図、(b)は(a)のA-A線での部分拡大断面図

【図2】平行平板型プラズマCVD装置の電極部の断面図

【符号の説明】


- |       |           |
|-------|-----------|
| 1     | シリコンウエーハ  |
| 31、32 | ダイシングライン  |
| 4     | ICチップ     |
| 5     | ダミーチップ    |
| 6     | 酸化膜       |
| 7     | A1-Si電極   |
| 8     | パッシベーション膜 |
| 21    | 下部電極      |
| 22    | 上部電極      |

【図2】



**THIS PAGE BLANK (USPTO)**

【図1】



**THIS PAGE BLANK (USPTO)**